<?xml version="1.0" encoding="UTF-8"?><!-- generator="wordpress/2.2.2" -->
<rss version="2.0" 
	xmlns:content="http://purl.org/rss/1.0/modules/content/">
<channel>
	<title>Comments on: ASIC Design Flow - II</title>
	<link>http://nigamanth.net/vlsi/2007/08/28/asic-design-flow-ii/</link>
	<description>A Practical Guide to VLSI Design and Verification..</description>
	<pubDate>Thu, 11 Mar 2010 11:06:25 +0000</pubDate>
	<generator>http://wordpress.org/?v=2.2.2</generator>

	<item>
		<title>By: ASIC Design Flow &#124; THE VLSI HOMEPAGE</title>
		<link>http://nigamanth.net/vlsi/2007/08/28/asic-design-flow-ii/#comment-3</link>
		<author>ASIC Design Flow &#124; THE VLSI HOMEPAGE</author>
		<pubDate>Tue, 25 Sep 2007 14:58:17 +0000</pubDate>
		<guid>http://nigamanth.net/vlsi/2007/08/28/asic-design-flow-ii/#comment-3</guid>
		<description>[...] We will look at each step in detail in the next post. [...]</description>
		<content:encoded><![CDATA[<p>[&#8230;] We will look at each step in detail in the next post. [&#8230;]</p>
]]></content:encoded>
	</item>
</channel>
</rss>
