THE VLSI HOMEPAGE

The flowchart thumbnail below depicts the sequence an ASIC chip usually goes through - from concept to tapeout. It is not necessary that all ASICs subscribe to the same flow: Based on each chip design/verification complexity and time to tapeout, a few steps in the flow may be integrated with each other or skipped altogether.

ASIC Design Flow - from concept to tapeout

We will look at each step in detail in the next post.

Share This